Brüderle et al. 2011 | Brüderle, D., Petrovici, M. A., Vogginger, B., Ehrlich, M., Pfeil, T., Millner, S., Grübl, A., Wendt, K., Müller, E., Schwartz, M.-O., de Oliveira, D. H., Jeltsch, S., Fieres, J., Schilling, M., Müller, P., Breitwieser, O., Petkov, V., Muller, L., Davison, A. P., Krishnamurthy, P., Kremkow, J., Lundqvist, M., Muller, E., Partzsch, J., Scholze, S., Zühl, L., Mayr, C., Destexhe, A., Diesmann, M., Potjans, T. C., Lansner, A., Schüffny, R., Schemmel, J. and Meier, K. | A comprehensive workflow for general-purpose neural modeling with highly configurable neuromorphic hardware systems | Biological Cybernetics (2011) 104(4-5): 263-296 doi:10.1007/s00422-011-0435-9 |
abstract, fulltext |
Scholze et al. 2011 | Scholze, S., Eisenreich, H., Höppner, S., Ellguth, G., Henker, S., Ander, M., Hänzsche, S., Partzsch, J., Mayr, C. and Schüffny, R. | A 32 GBit/s communication SoC for a waferscale neuromorphic system | Integration, the VLSI Journal (Elsevier) (2011) 45(1): 61-75, doi:10.1016/j.vlsi.2011.05.003 |
|
Scholze et al. 2011b | Scholze, S., Schiefer, S., Partzsch, J., Hartmann, S., Mayr, C., Höppner, S., Eisenreich, H., Henker, S., Vogginger, B. and Schüffny, R. | VLSI implementation of a 2.8 Gevent/s packet based AER interface with routing and event sorting functionality | Frontiers in Neuromorphic Engineering (2011) 5:117 doi:10.3389/fnins.2011.00117 |